


## Physical Characteristics



Process Geometry	1.2 Micron	Metal II Width	2.5 $\mu$
Process Number	C1210	Metal II Space	1.5 $\mu$
Operating Voltage	5V	Gate Poly Width	1.5 $\mu$
Well Doping	N-WELL	Gate Poly Space	2.0 $\mu$
Metal Layers	2	Bottom Poly Width	3.0 $\mu$
Poly Layers	2	Bottom Poly Space	2.0 $\mu$
Contact	1.5 $\mu$	N+/P+ Width	2.5 $\mu$
Via	1.5 $\mu$	N+/P+ Space	2.0 $\mu$
Metal I Width	2.5 $\mu$	N+ to N-WELL	7.0 $\mu$
Metal I Space	1.5 $\mu$	N+ to P+	9.0 $\mu$

Note: This process provides zero  $V_T$  transistors in addition to standard  $V_T$  transistor of 1.2 $\mu$ m technology. Refer to 3CMOS 1.2 process data sheet.



DR-00007

### CROSS-SECTIONAL VIEW OF THE 3CMOS1.2 PROCESS



# 3CMOS 1,2 Process

## Electrical Characteristics

### n-ch transistor

(T = +25°C unless otherwise noted)

Parameters	Sym	Min	Typ	Max	Unit	Comments
Threshold Voltage (linear extrapolated)	$V_{TO_N}$	0.05	0.15	0.3	V	100/1.2 device
Body Factor	$\gamma_N$	.29	0.36	.44	$V^{1/2}$	100/1.2 device
Conduction factor (normalized)	$\beta_N$	75	90	105	$\mu A/V^2$	100/100 device
Effective Channel Length	$L_{eff_N}$	0.8	1.0	1.2	$\mu m$	100/1.0 device
Width Encroachment	$\Delta W_N$		0.6		$\mu m$	per side
Punch Through Voltage	$BVDSS_N$	9			V	100/1.0 device
Poly Field Threshold	$VTF_{P(N)}$	10			V	
Threshold Voltage Offset (two Sigmas)	$\Delta VT_N$		5		mV	100/10 device

### p-ch transistor

Threshold Voltage (linear extrapolated)	$V_{TO_P}$	-0.2	0.0	0.2	V	100/1.2 device
Body Factor	$\gamma_P$	0.4	0.5	0.7	$V^{1/2}$	100/1.2 device
Conduction Factor (normalized)	$\beta_P$	18	23	28	$\mu A/V^2$	100/100 device
Effective Channel Length	$L_{eff_P}$	0.9	1.1	1.3	$\mu m$	100/1.2 device
Width Encroachment	$\Delta W_P$		0.8		$\mu m$	per side
Punch Through Voltage	$BVDSS_P$			-9	V	100/1.2 device
Poly Field Threshold	$VTF_{P(P)}$			-10	V	
Threshold Voltage Offset (two Sigmas)	$\Delta VTP$		5		mV	100/10 device

### diffusion & thin films

Well (field) Sheet Resistance	$\rho_{N-(f)}$	0.8	1.4	2.0	$k\Omega/\square$	n-well
N+ Sheet Resistance	$\rho_{N+}$	20	35	50	$\Omega/\square$	
N+ Junction Depth	$X_{jN+}$		0.30		$\mu m$	
P+ Sheet Resistance	$\rho_{P+}$	50	75	100	$\Omega/\square$	
P+ Junction Depth	$X_{jP+}$		0.30		$\mu m$	
Gate Poly Sheet Resistance (n-ch)	$\rho_{POLY(N)}$	15	22	30	$\Omega/\square$	
Bottom Poly Sheet Resistance	$\rho_{M1}$		35		$m\Omega/\square$	
Metal 1 Sheet Resistance	$\rho_{M1}$		50		$m\Omega/\square$	
Metal 2 Sheet Resistance	$\rho_{M2}$		30		$m\Omega/\square$	

### capacitance

Gate Oxide	$C_{OX}$	1.28	1.38	1.58	$fF/\mu m^2$	
Poly Gate To Bottom Poly	$C_{PP}$		0.86		$fF/\mu m^2$	Interpolycapacitor
Metal 1 to Poly	$C_{M1P}$		.046		$fF/\mu m^2$	
Metal 2 to Metal 1	$C_{MM}$		.035		$fF/\mu m^2$	